

# Rambus DRAM

#### 18M bit Rambus DRAM (1Mword x 9bit x 2bank)

#### Description

The 18-Megabit Rambus™ DRAM (RDRAM™) is an extremely-high-speed CMOS DRAM organized as 2M words by 9 bits and capable of bursting up to 256 bytes of data at 2 ns per byte. The use of Rambus Signaling Logic (RSL) technology makes this 500 MHz transfer rate achievable while using conventional system and board design methodologies. Low latency is attained by using the RDRAM's large internal sense amplifier arrays as high speed caches.

RDRAMs are general purpose high-performance memory devices suitable for use in a broad range of applications including main memory, graphics, video, and any other application where high-performance and low cost are required.

#### Features

- Rambus Interface:
- 500 MB/sec peak transfer rate per RDRAM
- RSL interface
- Synchronous protocol for fast block-oriented transfers
- Direct connection to Rambus ASICs, MPUs, and Peripherals
- 40 ns from start of read request to first byte; 2 ns per byte thereafter
- Features for graphics include random-access mode, write-per-bit and mask-per-bit operations
- Dual 2KByte sense amplifiers act as caches for low latency accesses
- Control and refresh logic entirely self-contained
- Multiple power-saving modes
- EIAJ standard pinout vertical surface mount package (SVP)
- On-chip registers for flexible addressing and timing
- Low pincount - only 15 active signals
- Standardized pinout across multiple generations of RDRAMs

3.3 volt operation


#### Ordering information

Part Number	Clock Frequency	Operation Voltage	PACKAGE
μPD488170LVN-A50-9	250MHz	3.3±0.15V	32pin plastic SVP
μPD488170LVN-A40-9	200MHz	3.3±0.15V	32pin plastic SVP

Rambus™ and RDRAM™ are trademarks of Rambus Inc.


The information in this document is subject to change without notice

Pin configuration



- BusData 0 - 8 : Bus Data (Input/Output)
- RxCik : Receive Clock (Input)
- TxCik : Transmit Clock (Input)
- Vref : Logic Threshold Voltage (Input)
- BusCtrl : BusCtrl (Input/Output)
- BusEnable : BusEnable (Input)
- Vdd, VddA : Power Supply
- Gnd, GndA : Ground
- SIn : Serial Input (Input)
- SOut : Serial Output (Output)

Block Diagram



Pin Function

Signal	I/O	Description
BusData[8-0]	I/O	Signal lines for request, write data, and read data packets. The request packet contains the address, operation codes, and the count of the bytes to be transferred. This is a low-swing, active-low signal referenced to Vref.
RxCk	I	Receive clock. Incoming request and write data packets are aligned to this clock. This is a low-swing, active-low signal referenced to Vref.
TxCk	I	Transmit clock. Outgoing acknowledge and read packets are aligned with this clock. This is a low-swing, active-low signal referenced to Vref.
Vref	I	Logic threshold voltage for low swing signals.
BusCtrl	I/O	Control signal to frame packets, to transmit part of the operation codes, and to acknowledge requests. Low-swing, active-low signal referenced to Vref.
BusEnable	I	Control signal to enable the bus. Long assertions of this signal will reset all devices on the Channel. This is a low-swing, active-low signal referenced to Vref.
Vdd, VddA		+3.3V power supply. VddA is a separate analog supply.
Gnd, GndA		Circuit ground. GndA is a separate analog ground.
SI	I	Initialization daisy chain input. TTL levels. Active high.
SO	O	Initialization daisy chain output. TTL levels. Active high.

**Rambus System Overview**

A typical Rambus memory system has three main elements: the Rambus Channel, the RDRAMs, and a Rambus Interface on a controller. The logical representation of this is shown in the fig.1 below.




Fig.1 Logical representation

The Rambus Channel is a synchronous, high-speed, byte-wide bus that is used to directly connect Rambus devices together. Using only 13 high-speed signals, the Channel carries all address, data, and control information to and from devices through the use of a high level block-oriented protocol.

The Rambus Interface is implemented on both master and slave devices. Rambus masters are the only devices capable of generating transaction requests and can be ASIC devices, memory controllers, graphics engines, peripheral chips, or microprocessors. RDRAMs are slave devices and only respond to requests from master devices.

The following fig.2 shows a typical physical implementation of a Rambus system. It includes a controller ASIC that acts as the Channel master and a base set of RDRAMs soldered directly to the board. An RSocket™ is included on the Channel for memory upgrade using RModule™ expansion cards.

(RSocket™ and RModule™ are trademarks of Rambus Inc.)




Fig.2 A Rambus System Example

**Rambus Signaling Logic**

RSL technology is the key to attaining the high data rates available in Rambus systems. By employing high quality transmission lines, current-mode drivers, low capacitive loading, low-voltage signaling, and precise clocking, systems reliably transfer data at 2 nanosecond intervals on a Rambus Channel with signal quality that is superior to TTL or GTL-based interfaces.

All Rambus Interfaces incorporate special logic to convert signals from RSL to CMOS levels for internal use. In addition, these interfaces convert the Channel data rate of one byte every 2 nanoseconds to an internal data rate of 8 bytes every 16 nanoseconds as shown in the fig.3 below. Although the bandwidth remains the same, the use of a wide internal bus eases internal timing requirements for chip designers.




Fig.3 Converting the Channel data rate

**Protocol**

The high-level transaction protocol used in Rambus systems is built from several types of information packets. These include the request, acknowledge, serial mode, and data packets. A master device initiates a transaction by generating a six byte request packet containing address, control, and byte count information as shown in the fig.4 below.




Fig.4 Request Packet Format

All slave devices constantly monitor the Channel for a request to access their assigned memory range. The device matching the address range requested then drives an acknowledge packet back to the master. The RDRAM also drives a data packet back to the master in the case of a read, or accepts a data packet from the master in the case of a write. The figure below shows example 16 byte read and write transactions. The actual timing from the end of a request packet to data and acknowledge packets is adjustable through RDRAM register settings.




Fig.5 Sample 16-Byte Read and Write Transactions



**RDRAM Commands**

The request packet generated by the master device contains an Op and OpX field used to specify the type of operation to be performed on the RDRAM being accessed. The following table describes the types of operations supported in the 16-Megabit RDRAM.

Table 1 Types of operations

Op[3:0]	OpX[1:0]	Name	Description
0000	00	Rseq	Read sequential data from memory space.
0000	01	Rnsq	Read non-sequential data from memory space.
0100	00	WseqNpb	Write sequential data to memory space with no per-bit mask application.
0100	01	WseqDpb	Write sequential data to memory space with data-per-bit masking. Static bit masks are supplied by the MDReg while write data is supplied in the data packets.
0100	10	WseqBpb	Write sequential data to memory space with mask-per-bit masking. Both write data and dynamic bit masks are supplied in the data packets.
0100	11	WseqMpb	Write sequential data to memory space with mask-per-bit masking. Static write data is supplied by the MDReg while dynamic bit masks are supplied in the data packets.
0110	00	Rreg	Read data from register space.
0111	00	Wreg	Write data to register space.
1000	00	WnsqNpb	Write non-sequential data to memory space with no per-bit mask application.
1000	01	WnsqDpb	Write non-sequential data to memory space with data-per-bit masking. Static bit masks are supplied by the MDReg while write data is supplied in the data packets.
1000	10	WnsqBpb	Write non-sequential data to memory space with mask-per-bit masking. Both write data and dynamic bit masks are supplied in the data packets.
1000	11	WnsqMpb	Write non-sequential data to memory space with mask-per-bit masking. Static write data is supplied by the MDReg while dynamic bit masks are supplied in the data packets.
1100	00	WbnsNpb	Write non-sequential data to memory space with byte masking and no per-bit mask application. Both byte masks and write data are supplied in the data packets.
1100	01	WbnsDpb	Write non-sequential data to memory space with byte masking and data-per-bit masking. Static bit masks are supplied by the MDReg while byte masks and write data are supplied in the data packets.
1100	11	WbnsMpb	Write non-sequential data to memory space with byte masking and mask-per-bit masking. Static write data is supplied by the MDReg while byte masks and dynamic bit masks are supplied in the data packets.
1111		WregB	Broadcast write to register space of all responding devices with no acknowledge permitted.

### Random Access Mode

Non-contiguous blocks of memory can be accessed through the use of the read and write non-sequential operations. With these commands, multiple eight-byte blocks (octbytes) of data within a cache line can be accessed in a non-sequential fashion. To do this, the master device sends a request packet specifying a non-sequential operation along with the address of the first octbyte to be accessed. The master device also generates a serial address packet on the BusEnable signal that specifies the address of the next octbyte. Successive serial address packets continue to specify new addresses within the cache line while data is continuously transferred until the access is complete.

### Bit Masking

Three forms of bit masking are available for write operations. These operations are referred to as data-per-bit (Dpb), mask-per-bit (Mpb), and both-per-bit (Bpb) masking. An eight-byte register within the RDRAM (MDReg) is used to hold either mask or data information for these operations.

With the Dpb operation, the MDReg is used to hold a static mask that is applied to all octbytes of data written to the RDRAM core. With the Mpb operation, the MDReg is used to hold an octbyte of static data that is masked by dynamic bit masks supplied in the data packets before being written to the RDRAM core.

The Bpb operation requires data packets to alternate between mask and data octbytes. The even data packets (starting with data packet 0) carry bit masking information which is placed in the MDReg while the odd data packets carry the data to be masked by the latest contents on the MDReg. This type of operation is also used to set the MDReg for later use in Dpb and Mpb operations.

### Byte Masking

This device supports non-sequential byte masked writes that may include Dpb or Mpb bit masking as an option. Bpb bit masking is not supported in conjunction with byte masking.

In this operation, the first data packet, and every ninth thereafter, contain byte masking information that is applied to the eight data packets that follow. This means data packet 0, 9, 18, and 27 are not written to memory, but are instead used as byte masks for the eight octbytes of data that follow.

**RDRAM Overview**

Conceptually, the RDRAM can be divided into three sections referred to as the physical, logical and application layers. These are shown in the fig.6 below.




Fig. 6 Block diagram

The physical layer consists of a clock generator, a receiver, and a transmitter. The clock generator uses the external clock signals RxClk and TxClk (tapped off the Channel traces ClockFromMaster and ClockToMaster) and creates the internal signals RClk and TClk. These are used by the receiver and transmitter, respectively, to transfer a bit every 2 nanoseconds on each wire between the RDRAM and the master device. The receiver and transmitter blocks also contain multiplexing and storage hardware to permit the internal RDRAM data paths to operate at the slower clock rate (but equivalent bandwidth) of eight bytes transferred every 16 nanoseconds.

The logical layer consists of control logic and configuration registers. The registers are read and written using special register space commands and control the following aspects of RDRAM operation:

Table 2 Special register

Register	Description
DeviceType	Readable register that defines the type and size of the device along with part version information.
DeviceId	Used to define the base address for the RDRAM.
Delay	Used to specify programmable CAS-type delay values.
Mode	Used to enable device, control refresh mode, and adjust current control settings.
RefInterval	Used to define the refresh interval for self-refresh.
RefRow	Contains the current refresh row and bank information.
RasInterval	Used to define RAS timing parameters.
MinInterval	Readable register defining minimum timings for Delay register parameters.
AddressSelect	Used to define address bit swapping to alter RDRAM address mapping.
DeviceManufacture	Readable register containing a manufacturer code and a manufacturer specific part type code.
Row	Readable register containing the row numbers for the currently sensed rows in each bank.
MDR0	Used in performing write-per-bit and mask-per-bit operations.

The application layer consists of a standard DRAM memory core and row sense amplifier caches.

**Caches**

Each RDRAM is broken down into two independent banks of memory. Each of these banks has a 2KByte cache line associated with it that is built out of large sense amplifier arrays. These caches work by holding the last accessed row of their associated bank in the sense amplifiers allowing further accesses to the same row of memory to result in cache hits. With the row already stored in the cache, data can be accessed with very low latency. Each RDRAM added to a system adds two cache lines to the memory system helping increase cache hit rates.

A cache miss results when a row is accessed that is not currently stored in one of the cache lines. When this happens, the requesting master is sent a NACK Acknowledge packet indicating the requested row is not yet available. The RDRAM then loads the requested row into the cache line and waits for the master to submit a retry of the previous request. The figure below shows an example of a read miss followed by a read hit for a 32 byte memory read operation.




Fig. 7. Sample 32-Byte Read Miss and Read Hit Transactions

**Address Mapping**

Address mapping hardware is provided to increase cache hit rates by allowing system designers to easily perform n-way RDRAM interleaving. In a non-interleaved memory system, contiguous blocks of addresses follow each other in sequence in one RDRAM which is then followed by the next RDRAM. By using address mapping, contiguous blocks of addresses are split across several RDRAMs, and therefore across several cache lines. In a typical system containing, for example, eight RDRAMs, miss rates could be expected to be as low as 5%. Address mapping is easily adjusted by writing a control register in each RDRAM.

**Automatic Refresh**

RDRAMs have been designed with built-in self-refresh circuitry to ease system design requirements. Registers are provided to enable and adjust self-refresh operation. If automatic refresh is disabled, refresh must be accomplished through standard memory reads and writes. When automatic refresh is enabled, refresh operations are done in bursts refreshing 4 rows of an individual bank at a time with banks being alternated each refresh cycle. The entire RDRAM is refreshed every 16 milliseconds with 128 burst refresh cycles.

### Standby Mode

The RDRAM's normal state while not being accessed is standby mode. While in this low power state, each RDRAM monitors the BusEnable signal for a serial mode packet while ignoring most other activity on the remaining Channel signals. The serial mode packet is used by a master device to bring all RDRAMs temporarily out of standby and into active mode so they can respond to a request packet. Once a request packet is acknowledged, all RDRAMs return to standby mode with the exception of the one responding to the request. This device will return to standby mode once the read or write operation is completed.

Unlike conventional DRAM memory systems where each device in an entire bank of memory must be kept active and consuming power through an entire access, Rambus memory systems allow only one active device while all others remain in a low power state.

### PowerDown Mode

Power may be greatly reduced by using the powerdown mode. This mode is manually entered by setting a register bit in the RDRAM which causes the device to write back and precharge both cache lines, disable the internal clock generator, and disable most DC current sources. The BusEnable receiver is kept active to detect serial mode packets used to exit powerdown mode. Once in this mode, the only significant power consumption is due to refresh.

Since the RDRAM's internal clocks are disabled while in powerdown mode, automatic refresh is not available. Because of this, refresh must be maintained manually by the master device. This is done by supplying a low frequency square wave on the Sin TTL signal. This propagates through each RDRAM and is used to initiate asynchronous refresh operations in each device.

Each RDRAM may be placed in either low or high threshold powerdown mode. This refers to the number of serial mode packets required to wake up the RDRAM. Low threshold requires relatively few serial mode packets while high threshold requires a larger number. Actual power dissipation is identical in both modes.

An example of how these mode can be used might be a portable application where a sleep mode is implemented by placing a majority of the RDRAMs in high threshold powerdown while one or two containing the frame buffer are placed in low threshold powerdown. This would permit screen refresh to take place without powering up the entire memory system.

### Transaction Concurrency

Concurrent transactions can be used to optimize RDRAM utilization in high performance applications by taking advantage of available Channel bandwidth during cache miss latency periods. When a miss in one RDRAM takes place, that device will be busy loading a new row into one of its cache lines. Other than that, the Channel and all other RDRAMs will still be available for use. Instead of waiting for the first RDRAM to finish loading its cache, a transaction to another RDRAM can be initiated.

This can be used in various ways. In systems where memory accesses can be queued, a transaction can take place for any pending access residing in a different RDRAM. When that transaction is complete, the first transaction can be retried.

Pretouching can be used in systems where memory accesses are predictable, such as video applications. This is done when an application is finished with a particular RDRAM and about to access a different one. If the next access to the original RDRAM is known in advance, a dummy transaction can be first generated to cause a row miss and prepare it for its next access. Transactions to other devices can then take place while a cache fill is taking place. When the original device is next accessed, the required row of data will already be loaded in the cache line and a cache hit will take place.

**Absolute Maximum Ratings**

The following table represents stress ratings only, and functional operation at the maximums is not guaranteed. Extended exposure to the maximum ratings may affect device reliability. Furthermore, although devices contain protective circuitry to resist damage from static electric discharge, always take precautions to avoid high static voltages or electric fields.

Symbol	Parameter	Min	Max	Unit
$V_{I,ABS}$	Voltage applied to any RSL pin with respect to Gnd	- 0.5	$V_{DD}+0.5$	V
$V_{I,TTL,ABS}$	Voltage applied to any TTL pin with respect to Gnd	- 0.5	$V_{DD}+0.5$	V
$V_{DD,ABS}$	Voltage on $V_{DD}$ with respect to Gnd	- 0.5	$V_{DD,MAX}+1.0$	V
$T_{J,ABS}$	Junction temperature under bias	- 55	125	°C
$T_{STORE}$	Storage temperature	- 55	125	°C

**Thermal Parameters**

Symbol	Parameter and Conditions	Min	Max	Unit
$T_J$	Junction operating temperature	0	100	°C
$\theta_{JC}$	Junction-to-Case thermal resistance		TBD	°C/Watt

**Capacitance**

Symbol	Parameter and Conditions	Min	Max	Unit
$C_{L,LOW}$	Low-swing input parasitic capacitance		2	pF
$C_{L,TTL}$	TTL input parasitic capacitance		8	pF

**Power Consumption**

Mode	Description	Min	Max	Unit
Powerdown	Device shut down		TBD	mW
Standby	Device inactive		220	mW
Active	Device evaluating request packet		550	mW
Read	Data being transferred from device		760	mW
Write	Data being transferred to device		860	mW

Recommended Electrical Conditions

Symbol	Parameter and Conditions	Min	Max	Unit
$V_{DD}, V_{DDA}$	Supply voltage — 3.3-volt version	3.15	3.45	V
$V_{REF}$	Reference voltage	1.9	2.4	V
$V_L$	Input low voltage	$V_{REF} - 0.8$	$V_{REF} - 0.2$	V
$V_H$	Input high voltage	$V_{REF} + 0.2$	$V_{REF} + 0.8$	V
$V_{L,TTL}$	TTL input low voltage	-0.5	0.8	V
$V_{H,TTL}$	TTL input high voltage	2.0	$V_{DD} + 0.5$	V

Electrical Characteristics

Symbol	Parameter and Conditions	Min	Max	Unit
$I_{REF}$	$V_{REF}$ current @ $V_{REF} = MAX$	-10	10	μA
$I_{OH}$	Output high current @ ( $0 \leq V_{OUT} \leq V_{DD}$ )	-10	10	μA
$I_{OL}$	Output low current @ $V_{OUT} = 1.6V$		35	mA
$\Delta I_{OL}$	Error in programmed output low current (from unit to unit)	-1.1	1.1	mA
$I_{I,TTL}$	TTL input leakage current @ ( $0 \leq V_{I,TTL} \leq V_{DD}$ )	-10.0	10.0	μA
$V_{OL,TTL}$	TTL output voltage @ $I_{OL,TTL} = 1.0mA$	0.0	0.4	V
$V_{OH,TTL}$	TTL output high voltage @ $I_{OH,TTL} = -0.25mA$	2.4	$V_{DD}$	V



Recommended Timing Conditions

Symbol	Parameter and Conditions	Min	Max	Unit
$t_{CR}, t_{CF}$	TxCk and RxCk input rise and fall times	0.3	0.7	ns
$t_{CYCLE}$	TxCk and RxCk cycle times	4	10	ns
$t_{TRK}$	Transport time per bit per pin (this timing interval is synthesized by the RDRAM's internal clock generator)	0.5 (2ns @ $t_{CYCLE} = 4ns$ )	0.5 (2ns @ $t_{CYCLE} = 4ns$ )	$t_{CYCLE}$
$t_{GH}, t_{GL}$	TxCk and RxCk high and low times	45%	55%	$t_{CYCLE}$
$t_{TR}$	TxCk-RxCk differential	0	$t_{CYCLE} - 0.6$	ns
$t_{DR}, t_{DF}$	Data/Control input rise and fall times	0.3	0.7	ns
$t_{OR}, t_{OF}$	Data/Control output rise and fall times	0.4	0.6	ns
$t_S$	Data/Control-to-RxCk setup time	0.3		ns
$t_H$	RxCk-to-Data/Control hold time	0.3		ns
$t_{REF}$	Refresh interval		32	ms
$t_{LOCK,ACTIVE}$	RDRAM internal clock generator lock time in active mode		500(1ms @ $t_{CYCLE} = 4ns$ )	$t_{CYCLE}$
$t_{LOCK,STANDBY}$	RDRAM internal clock generator lock time in standby mode		500(1ms @ $t_{CYCLE} = 4ns$ )	$t_{CYCLE}$

Timing Characteristics

Symbol	Parameter and Conditions	Min	Max	Unit
$t_{PD}$	SI <sub>n</sub> -to-SD <sub>o</sub> propagation delay @ $C_{LOAD,TTL} = 40pF$		25	ns
$t_{D}$	CLK-to-Data/Control output time	$t_{CYCLE}/4 - 0.3$	$t_{CYCLE}/4 + 0.3$	ns

**Rambus Channel Timing**


The next table shows important timings on the Rambus Channel for common operations. Please refer to the RDRAM Reference Manual and 16Mb RDRAM Specification for all possible interactions that could occur on the Rambus Channel. All timings are from the point of view of the Channel master, and thus have the bus overhead delay of 4ns per bus transversal included where appropriate

Symbol	Parameter and Conditions	Min	Max	Unit
$t_{CYCLE}$	TxCk and RxCk cycle times	4	10	ns
$t_{RESPONSE}$	Start of request packet to start of acknowledge packet.	6 <sup>(1)</sup>	9 <sup>(1)</sup>	$t_{CYCLE}$
$t_{READHIT}$	Start of request packet to start of read data packet for row hit (Okay).	10 <sup>(1)</sup>	41 <sup>(1)</sup>	$t_{CYCLE}$
$t_{WRITEHIT}$	Start of request packet to start of write data packet for row hit (Okay).	4 <sup>(1)</sup>	10 <sup>(1)</sup>	$t_{CYCLE}$
$t_{RETRYSENSED}$ CLEAN (no restore)	Start of request packet for row miss (Nack) to start of request packet for row hit (Okay). The previous row is unmodified.	22 <sup>(2)</sup>		$t_{CYCLE}$
$t_{RETRYSENSED}$ DIRTY (restore)	Start of request packet for row miss (Nack) to start of request packet for row hit (Okay). The previous row is modified.	29 <sup>(2)</sup>		$t_{CYCLE}$
$t_{READBURST32}$	Start of request packet to end of 32 byte read data packet for row hit (Okay).	26 <sup>(3)</sup>		$t_{CYCLE}$
$t_{READBURST256}$	Start of request packet to end of 256 byte read data packet for row hit (Okay).	138 <sup>(3)</sup>		$t_{CYCLE}$
$t_{WRITEBURST32}$	Start of request packet to end of 32 byte write data packet for row hit (Okay).	20 <sup>(4)</sup>		$t_{CYCLE}$
$t_{WRITEBURST256}$	Start of request packet to end of 256 byte write data packet for row hit (Okay).	132 <sup>(4)</sup>		$t_{CYCLE}$


Note

- (1) Programmable
- (2) Minimum at  $t_{CYCLE}^{MIN}$ . Delay programmable to give equivalent timings at longer  $t_{CYCLE}$
- (3) Calculated with  $t_{READHIT}^{MIN}$
- (4) Calculated with  $t_{WRITEHIT}^{MIN}$


Rise/Fall Timing




Clock Timing




Receive Data Timing



Transmit Data Timing




Serial Configuration Pin Timing




$V_{SW,TTL} = 1.5 V$


Read Hit Timing Diagram




Write Hit Timing Diagram



Read Miss Timing Diagram



Write Miss Timing Diagram



**Package Drawing**

The RDRAM package is a vertical surface mount package (SVP) which is an EIAJ standard (#ED-7424). Dimensions are shown in the figure below.

